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Abstract—With the increasing of AC loads injected into DC 
microgird (MG) through the inverters, the second ripple current 
(SRC) in the front-end energy storage converter (ESC) and 
circulating current among the ESCs in DC MG become more and 
more serious. In this paper, the SRC suppression method by 
introducing two band-pass filters (BPFs) into the output voltage 
and inductance current feedback of the ESC is proposed. 
Compared with the traditional dual-loop control method, the 
proposed method effectively reduces the SRC and improves the 
dynamic performance in case of a lower cut-off frequency in the 
outer voltage loop. Simultaneously, an adaptive droop control 
method by introducing the fine tuning virtual resistances is 
adopted to reduce the output voltage deviation of parallel ESCs 
and improve the output current sharing among the ESCs. 
Considering the allowed range of the deviation between the output 
voltage and rated voltage for each ESC, the impacts of the line 
power loss and circulating current power loss caused by the 
introduced virtual resistances are analyzed in detail. While the 
sum of the line power loss and circulating current power loss 
reaches the minimum value, the appropriate control parameters 
are obtained. Simulation and experimental results verify the 
validity of the proposed method. 
Index Terms—DC microgrid (MG); energy storage converter 
(ESC); second ripple current (SRC); band-pass filter (BPF); 
current sharing; virtual resistance  
I. INTRODUCTION 
ITH the increasingly serious energy crisis and 
environmental pollution, renewable energy distributed 
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generation (DG) has been widely concerned and researched, 
and MG has also been proposed [1]-[4]. Compared to AC MG, 
DC MG can shorten the energy conversion chain by reducing 
the number of DC/AC or AC/DC converters. Meanwhile, they 
also feature the advantages of higher efficiency, enhanced 
reliability, lower control complexity, etc. [5]-[6]. Moreover, 
DC MG can overcome some disadvantages of AC systems, 
such as transformer inrush current, frequency synchronization, 
reactive power flow, power quality issues, etc. [7]-[8], and DC 
MG is developing rapidly.  
The low-voltage DC MG is mainly composed of DGs, 
energy storages (ESs), power converters and AC and DC loads, 
as shown in Fig. 1. When single-phase inverters with AC loads 
are injected into DC MG, instantaneous output power of 
single-phase inverters ripples at double output voltage 
frequency, which leads to generate the SRC in the front-end 
ESC. If the peak-to-peak value of the SRC is above 8% of the 
rated current, it would not only lead to damage to the electrode 
and electrolyte of the batteries [9], but also reduce the 
efficiency and lifespan of the batteries [10]. Simultaneously, 
the SRC also wastes the capacity of the ESCs, influences the 
lifespan of the power converters [9], and increases the current 
stress and power loss of the power switching devices [11]. So, it 
is necessary to suppress the SRC. 
Fig. 1.  Generic architecture of low-voltage DC MG. 
Considering the impacts of PV converters in MPPT modes, 
when there is sufficient power and energy reserve within the 
ESs, the ESs terminals assume DC bus regulation responsibility 
[12]. The ESCs have three operation modes: buck modes, boost 
modes and non-working modes. If the load power consumption 
is below the output power of PV arrays when PV converters are 
in MPPT modes, the superfluous energy will charge the ESs 
and the ESCs will work in buck modes. If the load power 
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consumption is above the output power of PV arrays when PV 
converters are in MPPT modes, the ESs will be discharged to 
provide the power deficit and the ESCs will work in boost 
modes. If the load power consumption is equal to the output 
power of PV arrays when PV converters are in MPPT modes, 
the ESs and the ESCs will not work. In these three operation 
modes, the SRC will penetrate into the PV converters and ESCs. 
References [13]-[15] have addressed the solutions for the SRC 
issue in PV converters which realize MPPT of PV arrays, and 
the SRC in the PV converters is well suppressed. If the existing 
SRC suppression methods for PV converters which realize 
MPPT of PV arrays are adopted and the loop gain of the ESCs 
is relatively high, most of the SRC will penetrate into the ESCs 
which regulates DC bus voltage. Therefore, when analyzing the 
SRC alone in the low-voltage standalone DC MG, PV 
converters in MPPT modes can be omitted [16]. 
A variety of approaches in reducing the SRC has been 
proposed in previous publications. A boost DC/DC converter 
topology with the novel capability has been proposed in [17] to 
cancel the input current ripple at an arbitrarily preselected duty 
cycle, which is accomplished without increasing the count of 
the number of components. In [18], a coupled inductor and an 
auxiliary inductor are utilized to obtain ripple-free input current 
and achieve zero-voltage-switching (ZVS) operation of the 
main and auxiliary switches. A novel high step-up converter 
has been proposed for a front-end photovoltaic system [19], 
which not only reduces the current stress through each power 
switch, but also constrains the input current ripple. 
Another approach is to force the SRC in the front-end ESC to 
flow through DC bus capacitor. In [20], an advanced active 
control technique has been proposed to incorporate a current 
control loop in the DC/DC converter for ripple reduction, but 
the dynamic performance needs to be further improved. The 
inductance current feedback control method by single BPF has 
been proposed in [21], which can reduce the closed-loop 
impedance of the ESC at non-double output voltage frequency 
and improve the dynamic performance of the system at the load 
mutation by the BPF, but due to select range limitation of the 
quality factor, the closed-loop impedance of the ESC at double 
output voltage frequency in [21] is lower than that in [22]. So, 
the SRC is less reduced. The capacitance voltage feedback 
control method by single BPF has been proposed in [22], it 
effectively reduces the SRC, but there is no single BPF in the 
inductance current feedback, the closed-loop impedance of the 
ESC at non-double output voltage frequency in [22] is higher 
than that in [21], weakening the dynamic performance of the 
system at the load mutation.  
In addition, the circulating current issue will arise if there is a 
mismatch in the output voltage deviation of parallel ESCs. To 
solve this problem, a modified droop control method by 
utilizing the information of no-load circulating current has been 
proposed in [23] to overcome the effect of error in nominal 
voltages and reduce the circulating current. References [24]-[25] 
present a hierarchical control method for the DC/DC converters 
to suppress the circulating current and improve the system 
performance. In [26], the droop controller is employed to 
achieve independent operation and the average voltage and 
current controllers are used in each converter to simultaneously 
enhance the current sharing accuracy and restore DC bus 
voltage. Distribution voltage control using adaptive droop 
coefficient in local controller has been proposed to obtain a 
better voltage regulation in [27]. An adaptive droop scheme is 
proposed for multiterminal DC grids in [28] to share the load 
according to the available headroom of converters. An adaptive 
droop resistance technique can compensate for the adaptive 
voltage positioning control in a boost DC/DC converter in [29]. 
But the impact of the output power caused by the line 
impedance and equivalent output impedance has not been 
considered in the above methods. 
In this paper, the SRC suppression by two BPFs and current 
sharing method for the ESCs in DC MG is proposed. The paper 
is organized as follows. The circulating current, SRC are 
analyzed, and the whole control method for parallel ESCs is 
proposed in Section II. Section III presents an adaptive droop 
control method by introducing the fine tuning virtual 
resistances in series. Section IV shows the SRC suppression 
method by two BPFs for the ESC. Finally, simulations and 
experiments are illustrated and discussed in Section V. Some 
conclusions are given in Section VI. 
II. CIRCULATING CURRENT, SRC ANALYSIS AND PROPOSED 
CONTROL METHOD FOR PARALLEL ESCS 
A. Analysis of the circulating current among the ESCs 
Diagram of parallel ESCs in DC MG with AC loads is shown 
in Fig. 2. The buck-boost converter named the ESC achieves 
the bi-directional energy flow between the batteries and DC bus 
of DC MG. The single-phase full-bridge inverters with LC 
filters can effectively reduce high-frequency harmonic current. 
The load is simulated by the DC/AC inverters. 
Fig. 2.  Diagram of parallel ESCs in DC MG with AC loads. 
In Fig. 2, ubj and ibj are the output voltage and current of the jth 
(j = 1, 2, ⋅⋅⋅ , n) batteries, respectively. Lj and Cj are the 
inductance and capacitance of the jth ESC, respectively. iLj and 
iCj are separately the currents flowing through Lj and Cj. udcj and 
ij are the output voltage and current of the jth ESC. ic1j is the 
circulating current flowing from the 1st ESC to the jth ESC. uloadh
and iloadh are the input DC-link voltage and current of the hth 
(h= 1, 2, ⋅⋅⋅ , m) inverter, respectively. Lfh and Cfh are the filter 
inductance and capacitance of the hth inverter with AC loads Rh, 
respectively. uoh and ioh are the output voltage and current of the 
hth inverter, respectively. Poh is the output active power of AC 
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loads Rh. The line impedance is Zlinej  =  rlinej  +  jXlinej. Since the 
line resistance is much larger than the line reactance in the 
low-voltage system [2], Zlinej  =  rlinej  is assumed and selected in 
this paper. 
Fig. 3.  Simplified diagram of parallel ESCs. 
Simplified diagram of parallel ESCs is shown in Fig. 3, where 
Ej (j = 1, 2) is the output voltage without the load, Zoj
(Zoj = roj + jXoj) is the equivalent output impedance, and Re is the 
equivalent resistance of AC loads connected to DC bus through 
the inverters. i1 and i2 can be expressed as 
line2 e dc1 e dc2
1
line1 line2 line1 e line2 e
line1 e dc2 e dc1
2
line1 line2 line1 e line2 e
( )
( )
r R u R ui
r r r R r R
r R u R ui
r r r R r R
+ − = + +
 + − =
 + +
(1) 
The circulating current flowing from the 1st ESC to the 2nd 
ESC ic12 can be defined as 
dc1 dc2 1 line1 2 line2
c12 c21
line1 line2 line1 line2
u u i r i ri i
r r r r
− −
= − = =
+ + (2) 
Since Re is much larger than the line resistance rline1 and rline2, 
rline1rline2 can be ignored, and i1 and i2 can be simplified to 
'
c121
'
c212
line2 dc1 dc1 dc2
1
line1 e line2 e line1 line2
line1 dc2 dc2 dc1
2
line1 e line2 e line1 line2
ii
ii
r u u ui
r R r R r r
r u u ui
r R r R r r
− = + + +

 − = +
 + +


 
 
(3) 
where i'1 and i'2 are the currents flowing from the 1st ESC and 
the 2nd ESC to the equivalent load Re, respectively. 
As a result, the total circulating currents of the nth ESCs icn 
can be expressed as 
1 line1 line line1 linec1 dc1
1
c dc
line line1 line line
1 1( )
1 1( )
n
m m n
n
n n
m nn n m
r r r ri u
i u
r r r r
≠
−
≠
− 
 + +       =      −       
 + + 
∑
∑

   

 (4) 
where icn is the sum of the circulating currents flowing from the 
nth ESC to other ESC. 
B. Mechanism of the SRC for the ESC 
The output voltage of the hth inverter is supposed to be 
ideally sinusoidal. For a linear load, the output voltage and 
current of the hth inverter can be expressed as  
o o o
o o o
sin( )
sin( )
h h
h h
u U t
i I t
ω
ω ϕ
=
 = −
 (5) 
where Uoh, Ioh and ωo are separately the output voltage 
amplitude, output current amplitude and angular frequency of 
the hth inverter, and φ is the load impedance angle.  
From (5), instantaneous output power of the hth inverter can 
be expressed as 
o o o o o o
1 (cos cos(2 ))
2h h h h h
p u i U I tϕ ω ϕ= = − −  (6) 
Supposing the efficiency of the inverter is η. Since the ripple 
of DC bus voltage Δudc is very small, DC bus voltage udc = Udc. 
The total instantaneous output power of the inverters can be 
also expressed as 
o in dc
1 1 1
m m n
h h j
h h j
p p U iη η
= = =
= =∑ ∑ ∑  (7) 
where pinh is instantaneous intput power of the hth inverter. So, 
the output current of the jth ESC can be expressed as 
o o o
1 dc
dc 2nd
1 1 (cos cos(2 ))
2
m
j j h h
h
j j
i U I t
U
I i
λ ϕ ω ϕ
η =
 
= − − 
 
= +
∑
(8) 
where λj is the proportion coefficient of instantaneous output 
power of the jth ESC, 
1
1
n
j
j
λ
=
=∑ .
According to (8), the output current ij is mainly composed of 
two components. One is DC component Idcj, and the other is the 
SRC i2ndj. Idcj and i2ndj can be expressed as  
dc o o
1dc
2nd o o o
1dc
1 ( cos )
2
1 ( cos(2 ))
2
m
j j h h
h
m
j j h h
h
I U I
U
i U I t
U
λ ϕ
η
λ ω ϕ
η
=
=

=

 = −

∑
∑
(9) 
Equivalent circuit diagram of the single ESC is shown in Fig. 
4. It is obvious that i2ndj will flow into the inductance Lj and
capacitance Cj of the jth ESC. So, there will be the SRC in iLj 
and iCj. The SRC in iLj increases the current stress and power 
loss of the power switching devices. Therefore, it is necessary 
to suppress the SRC in the inductance current.  
Fig. 4.  Equivalent circuit diagram of the single ESC. 
C. Proposed control method for parallel ESCs 
As shown in Fig. 5, the SRC suppression method by 
introducing two BPFs into the output voltage and inductance 
current feedback of the ESC is proposed, and an adaptive droop 
control method by introducing the fine tuning virtual 
resistances is adopted to sharing currents among the ESCs. 
Rdroopj and R'droopj are separately the non-fine-tuning and 
fine-tuning virtual resistances of the jth ESC. u*dc_ref is the 
output voltage reference of the ESC when the fine tuning 
virtual resistances are introduced into the output voltage and 
inductance current feedback of the ESC. i*Lj is the inductance 
current reference of the jth ESC. Gu(s) is the transfer function of 
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PI controller in the outer voltage loop. Gi(s) is the transfer 
function of P controller in the inner current loop. Gpwm is the 
gain of the ESC. GB(s) is the transfer function of the BPF. 
N1(s) = Hu(1 − GB(s)) and N2(s) = HiGB(s) are separately the 
feedback coefficients of the capacitance voltage and inductance 
current. Hu and Hi are separately the sensor coefficients of the 
capacitance voltage and inductance current. rd is the equivalent 
resistance connected to the inductance in series. 
III. THE ADAPTIVE DROOP CONTROL METHOD FOR PARALLEL 
ESCS 
To reduce the output voltage deviation of parallel ESCs and 
improve the output current sharing among the ESCs, an 
adaptive droop control method by introducing the fine tuning 
virtual resistances is adopted as shown in Fig. 5. Simplified 
diagram of parallel ESCs with the virtual resistances is shown 
in Fig. 6. The droop control with the virtual resistances can be 
expressed as 
dc1_ref 1 1 o1 1 droop1
dc2_ref 2 2 o2 2 droop2
u E i Z i R
u E i Z i R
= − −
 = − −
(10) 
where udc1_ref and udc2_ref are separately the output voltage 
references when the virtual resistances are introduced into the 
1st ESC and the 2nd ESC.  
Fig. 6.  Simplified diagram of parallel ESCs with the virtual resistances. 
Since the equivalent output reactance can be ignored, the 
equivalent impedances are expressed as Zo1 = ro1 and Zo2 = ro2 
under the DC component. The relationship between the virtual 
resistances can be expressed as 
droop1 droop2 1 2R R R R= (11) 
where R1 = ro1 + rline1, and R2 = ro2 + rline2. 
Considering the line resistances, the line power loss of the 
ESC can be expressed as 
2 2
line 1 line1 2 line2P i r i r= + (12) 
The output currents of the 1st ESC i1 and the 2nd ESC i2 can be 
expressed as 
e 2 e 2
1
e 2 e 2
2
( )
( )
C R AE R Ei
X
BC R E R AEi
X
+ − =
 + − =

(13) 
where A = E1/E2, B = R1/R2, C = R2 + Rdroop2, and X = BC2 + 
(1 + B)CRe.  
Therefore, the circulating current ic12 can be expressed as 
line1 line2
c12 c21 2
line1 line2( )
Dr Fri i E
X r r
−
= − = ⋅
+ (14) 
where D = AC + (A − 1)Re, and F = BC + (1 − A)Re. 
The circulating current power loss can be expressed as 
2 2 2 2
2 line1 line1 line2 line2
c12 2 2
line1 line2
2
( )
D r DFr r F rP E
X r r
− +
= ⋅
+
(15) 
Using (12) and (13), the line power loss can be expressed as 
2 2
2 line1 line2
line 2 2 2
e[ (1 ) ]
D r F rP E
BC B CR
+
= ⋅
+ +
(16) 
From Fig. 5, the input variables Ej (j = 1, 2) and ij can obtain 
the line power loss Pline and circulating current power loss Pc12 
by using (15) and (16). The relationship curves between the line 
power loss Pline, the circulating current power loss Pc12, Pline + 
Pc12 and Rdroop2 are shown in Fig. 7, where Pline increases and 
Pc12 decreases continuously with increase in Rdroop2. 
Considering the allowed range of the deviation between the 
output voltage and rated voltage for each ESC, while the sum of 
Pline and Pc12 reaches the minimum value, the appropriate Rdroop2 
is obtained. 
Fig. 7.  Relationship curves between the line power loss Pline, the circulating 
current power loss Pc12, Pline + Pc12 and Rdroop2. 
The output voltages of parallel ESCs may have a certain 
deviation when the virtual resistances are introduced into 
parallel ESCs. So, the virtual resistances have to be fine tuned 
to make the output voltages of parallel ESCs equivalent. Droop 
characteristics of the fine tuning virtual resistances are shown 
in Fig. 8, where m1 and m2 are the droop control curves of the 1st 
ESC and the 2nd ESC with the non-fine-tuning virtual 
resistances, respectively, m3 and m4 are the droop control 
curves of the 1st ESC and the 2nd ESC with the fine-tuning 
virtual resistances, respectively, and Δu1 and Δu2 are the 
variations of the voltages udc1 and udc2 of the 1st ESC and the 2nd 
ESC from introducing the non-fine-tuning virtual resistances to 
fine-tuning virtual resistances, respectively. 
Fig. 5.  Proposed control method for parallel ESCs. 
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Fig. 8.  Droop characteristics of the fine tuning virtual resistances. (a)  
(udc1 − udc2) > 0. (b)  (udc1 − udc2)  < 0. 
From Fig. 8(a), if (udc1 − udc2) > 0, the fine tuning virtual 
resistances R'droop1 and R'droop2 can be expressed as 
droop1 droop1 1 load
droop2 droop2 2 load
R R k i
R R k i
′ = +
 ′ = −
(17) 
where k1 and k2 are the droop correction parameters. k2 > k1 is 
selected in order to make the drop-out values of the output 
voltages of parallel ESCs within a certain range. 
Using (10) and (17), if (udc1 − udc2) > 0, the droop correction 
parameters k1 and k2 can be expressed as 
1 u 2 droop1 2 load
2 2 droop2 u 2 load
( )
( )
k X DE R DE i
k FE R X FE i
ε
ε
= −
 = −
(18) 
where εu is the half of the allowed maximum output voltage 
deviation of parallel ESCs. 
From Fig. 8(b), if (udc1 − udc2) < 0, the fine tuning virtual 
resistances R'droop1 and R'droop2 can be expressed as 
droop1 droop1 2 load
droop2 droop2 1 load
R R k i
R R k i
′ = −
 ′ = +
(19) 
Using (10) and (19), if (udc1 − udc2) < 0, the droop correction 
parameters k1 and k2 can be expressed as 
1 u 2 droop2 2 load
2 2 droop1 u 2 load
( )
( )
k X FE R FE i
k DE R X DE i
ε
ε
= −
 = −
(20) 
While (udc1 − udc2) = 0, the fine tuning virtual resistances 
R'droop1 and R'droop2 can be expressed as 
droop1 droop1
droop2 droop2
R R
R R
′ =
 ′ =
(21) 
From Fig. 5, the virtual resistances Rdroopj can change into the 
fine tuning virtual resistances R'droopj by using (17) to (21). 
Meanwhile, the output voltages of parallel ESCs are equivalent 
when the fine tuning virtual resistances are introduced into 
parallel ESCs. So, the adaptive droop control method 
eliminates the circulating current and improves the output 
current sharing between parallel ESCs. 
IV. THE SRC SUPPRESSION METHOD BY TWO BPFS FOR THE 
ESC 
A. The SRC suppression method by two BPFs and its dynamic 
performance analysis 
The equivalent transformation diagram of the SRC 
suppression method is shown in Fig. 9. The feedback of the 
inductance current iL1 is moved back to the output of PWM 
from the input of P controller in the inner current loop. The 
virtual impedance Zs(s) can be expressed 
s 2 i pwm( ) ( ) ( )Z s N s G s G=  (22) 
Different feedback coefficients of the SRC suppression 
method are given out in Tab. I. The impacts of the SRC 
suppression and dynamic performance caused by the feedback 
coefficients are analyzed, and the appropriate control 
parameters are selected while the SRC suppression and 
dynamic performance are the best. 
TABLE I 
DIFFERENT FEEDBACK COEFFICIENTS OF THE SRC SUPPRESSION METHOD  
Feedback coefficients N1(s) N2(s) 
Case I Hu Hi 
Case II Hu HiGB(s) 
Case III Hu(1 − GB(s)) Hi 
Case IV Hu(1 − GB(s)) HiGB(s) 
From Fig. 9(b), the SRC in the inductance current iL1 depends 
on the capacitance C1 connected to the closed-loop impedance 
ZL in parallel. Assumed that the capacitance C1 is constant, the 
closed-loop impedance ZL increases in order to decrease the 
SRC in the inductance current iL1. The closed-loop impedance 
ZL can be expressed as 
1 d s
L
u i pwm 1
( )
1 ( ) ( ) ( )
sL r Z sZ
G s G s G N s
+ +
=
+ (23) 
The outer voltage loop gain can be expressed as 
u i pwm 1
u
1 1 d
( ) ( ) ( )
( )
( ( )) 1s
G s G s G N s
T s
sC sL r Z s
=
+ + +
(24) 
The transfer function of the closed-loop of the system can be 
expressed as 
u i pwm( ) ( ) ( )s G s G s G MΦ = (25) 
where M=sC1(sL1+rd+Zs(s))+Gu(s)Gi(s)GpwmN1(s)+1. 
Bode diagrams of the closed-loop impedances are shown in 
Fig. 10. The closed-loop impedance presents high impedance at 
the whole output voltage frequency in the case I. So, the SRC 
suppression and dynamic performance of the system at the load 
mutation need to be improved. Compared to the cases I and II, 
the amplitude of the closed-loop impedance reaches the 
Fig. 9.  The equivalent transformation diagram of the proposed SRC suppression method. (a)  Control diagram of the equivalent transformation. (b)  Construction 
circuit of the SRC 
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maximum value at double output voltage frequency in the cases 
III and IV, which effectively reduce the SRC.  
Fig. 10.  Bode diagrams of the closed-loop impedances. 
Magnitude-frequency curves of the outer voltage loop gains 
are shown in Fig. 11, where fo is the frequency of the output 
voltage for the hth inverter. The instantaneous output power of 
the hth inverter ripples at double output voltage frequency, 
which leads to generate the SRC with the same frequency in the 
ESC. Compared to the cases I and III, the cut-off frequencies in 
the outer voltages loop are increased in the cases II and IV, 
which improve the dynamic performance in case of a very low 
cut-off frequency in the outer voltage loop in the case I. 
Fig. 11.  Magnitude-frequency curves of the outer voltage loop gains. 
Unit step dynamic responses of the ESC are shown in Fig. 12. 
Compared to the cases I and III, the regulation time and 
overshoot are the minimum value in the cases II and IV, which 
improve the dynamic performance of the system at the load 
mutation. So, the SRC suppression method by two BPFs not 
only effectively reduces the SRC, but also improves the 
dynamic performance of the system at the load mutation.  
Fig. 12.  Unit step dynamic responses of the ESC. 
B. The control parameters selection and stability analysis 
The transfer function of the BPF GB(s) can be expressed as 
o
B 2 2
o o
2
( )
2 (2 )
s QG s
s s Q
ω
ω ω
=
+ +
 (26) 
where Q is the quality factor of the BPF. 
Bode diagrams of the BPF with Q = 0.25, 1, 2 are shown in 
Fig. 13. The function of the BPF is that the signals are allowed 
to pass within a certain range of the transmission band. 
Meanwhile, the signals that are lower than the minimal limit 
frequency and higher than the maximal limit frequency are 
attenuated and inhibited. The larger value of Q is, the better 
wave-passed characteristic is, but the smaller range of the 
frequency is. System responses to unit step change with Q = 
0.25, 1, 2 are shown in Fig. 14. The regulation time and 
overshoot increase when Q enlarges, which can influence the 
dynamic performance of the ESC at the load mutation. So, Q = 
1 is selected when the wave-passed characteristic and dynamic 
performance are considered. 
Fig. 13.  Bode diagrams of the BPF with Q = 0.25, 1, 2. 
Fig. 14.  System responses to unit step change with Q = 0.25, 1, 2. 
Using (25), the characteristic root equation of the 
closed-loop transfer function of the system can be expressed as 
5 4 3 2 1 0
1 2 3 4 5 6 0T s T s T s T s T s T s+ + + + + = (27) 
where 
1 1 1
2 o 1 1 1 d
2
3 o 1 1 o 1 d s p pwm u
2
4 o 1 d i pwm u o
2
5 o p pwm u
2
6 o i pwm u
2
(2 ) 2 ( + ) ( 1)
(2 ) 2
(2 ) ( 1)
(2 )
T QL C
T L C QC r
T QL C C r r Q k G H
T QC r Qk G H
T Q k G H
T Qk G H
ω
ω ω
ω ω
ω
ω
=
 = +
 = + + +
 = + +
 = +

 =
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kp and ki are the parameters of PI controller in the outer voltage 
loop, rs is the virtual impedance Zs(s) when the feedbacks are 
not added into the BPF, and rs = HiGiGpwm. 
TABLE II 
ROUTH TABLE OF THE CLOSED-LOOP SYSTEM 
Rank Routh array 
s5 T1 T3 T5 
s4 T2 T4 T6 
s3 Y1 = (T2T3 − T1T4)/T2 Y2 = (T2T5 − T1T6)/T2 0 
s2 Y3 = (Y1T4 − T2Y2)/Y1 Y4 = T6 0 
s1 Y5 = (Y3Y2 − Y1Y4)/Y3 0 0 
s0 Y6 = T6 0 0 
Routh table of the closed-loop system is shown in Tab. II. 
The first array coefficients of the routh table must be positive in 
order to meet the steady condition of the closed-loop system. In 
other words, the characteristic roots are all in the left-half plane 
of s. Relationship among the virtual resistance rs, feedback 
coefficient Hu and the first array coefficients in the routh table 
are shown in Fig. 15. From Fig. 15(a), Y1 is always above zero 
with changes in the virtual resistance rs and feedback 
coefficient Hu. From Fig. 15(b), when the feedback coefficient 
Hu is constant, Y3 increases continuously with increase in the 
virtual resistance rs. When the virtual resistance rs is constant, 
Y3 decreases continuously with increase in the feedback 
coefficient Hu. The part surrounded by the curves l1, l2 and l3 
indicates Y3 is below zero. From Fig. 15(c), Y5 is always above 
zero with changes in the virtual resistance rs and feedback 
coefficient Hu. Therefore, when the virtual resistance rs and 
feedback coefficient Hu are not in the part surrounded by the 
curves l1, l2 and l3, the closed-loop system is steady. 
C. Impact of the equivalent output resistance of the proposed 
control method 
Under the DC component and the SRC, the equivalent output 
impedance of each ESC is designed to the larger resistance in 
order to effectively eliminate the effect of the different line 
resistances, suppress the circulating current and realize the 
output current sharing among the ESCs. 
Bode diagrams of the equivalent output impedances under 
the different control methods are shown in Fig. 16. The control 
method without the virtual resistance and SRC suppression is 
defined as “the control method A”. The control method with the 
virtual resistances but not introducing the SRC suppression is 
defined as “the control method B”. The control method with the 
adaptive droop control method but not introducing the SRC 
suppression is defined as “the control method C”. The proposed 
control method is defined as “the control method D”. 
Using the control method A, the equivalent output 
impedance Zo1 can be expressed as 
2
1 d s
o1 3 2
3 2 1 0
( )
( ) ( ) ( ) ( )
L s r r sZ
A s s A s s A s s A s
+ +
=
+ + +
(28) 
where 
3 1 1
2 1 d s
1 p i pwm u
0 i i pwm u
( )
( ) ( )
( ) 1
( )
A s L C
A s C r r
A s k G G H
A s k G G H
=
 = +
 = +
 =
The control method B and C are similar. So, taking the 
control method C as the study object, the equivalent output 
impedance Z'o1 can be expressed as 
o1 droop1 o1Z R Z′ ′= +  (29) 
Using the proposed control method, the equivalent output 
impedance Z'o'1 can be expressed 
5 4 3 2
o1 5 4 3 2
1 5 4
1 0 5 4
3 2 1
3 2 1 0
( ( ) ( ) ( ) ( )
( ) ( )) / ( ( ) ( )
( ) ( ) ( ) ( ))
Z B s s B s s B s s B s s
B s s B s D s s D s s
D s s D s s D s s D s
′′ = + + + +
+ + +
+ + +
(30) 
where
5 droop1 1 1
4 1 droop1 1 o 1 d
3 o 1 d droop1 p i pwm u
2
1 o 1 o d s
2
2 o 1 o d s
2
droop1 o i i pwm u o d 1
2
1 o d droo
( )
( ) (2 )
( ) 2 {
[(2 ) 2 ( + )]}
( ) (2 ) 2 ( )
[2 (2 ) ]
( ) (2 )
B s R QL C
B s QL R C L Qr
B s L Qr R Q Qk G G H
C QL r r
B s QL r r
R Qk G G H Qr C
B s Qr R
ω
ω
ω ω
ω ω
ω ω
ω
′=
′= + +
′= + + +
+ +
= + +
′+ + +
′= + 2p1 o p i pwm u
2
0 droop1 o i i pwm u
(2 ) (1 )
( ) (2 )
Q k G G H
B s R Qk G G H
ω
ω










+

′=
5 1 1
4 1 o 1 d
2
3 p i pwm u 1 o 1 o d s
2
2 o i i pwm u o d 1
2
1 o p i pwm u
2
0 o i i pwm u
( )
( ) (2 )
( ) (1 ) [(2 ) 2 ( )]
( ) 2 (2 )
( ) (2 ) (1 )
( ) (2 )
D s QL C
D s C L Qr
D s Q k G G H C QL r r
D s Qk G G H Qr C
D s Q k G G H
D s Qk G G H
ω
ω ω
ω ω
ω
ω
=
 = +
 = + + + +
 = + +
 = +

 =
Fig. 15.  Relationship among the virtual resistance rs, feedback coefficient Hu and the first array coefficients in the routh table. (a)  The first array coefficient Y1. (b)  
The first array coefficient Y3. (c)  The first array coefficient Y5. 
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Fig. 16.  Bode diagrams of the equivalent output impedances under the different 
control methods. 
From Fig. 16, compared to the control method A, the 
equivalent output impedance Z'o1 is the larger resistance in the 
low frequency range in the control method C, which decreases 
the effect of the different line resistances, but the influence of 
the SRC is not considered. Compared to the control method C, 
the proposed control method not only has the advantages of the 
control method C, but also makes the equivalent output 
impedance Z'o'1 be resistive and the larger amplitude at double 
output voltage frequency, which is in favor of the circulating 
current suppression among the ESCs, realizes the output 
current sharing and effectively reduces the SRC. 
V. SIMULATION AND EXPERIMENT 
The In order to verify the validity of the proposed control 
method, the simulation model of parallel ESCs in the 
low-voltage DC MG is built by using PSIM 9.0 based on the 
Fig. 2. System parameters are shown in Tab. III. 
TABLE III 
SYSTEM PARAMETERS 
Parameters Value Parameters Value 
Udc/V 41 Rdroop1/mΩ 140 
Uo/V 22 Rdroop2/mΩ 168 
Um/V 2 kp 1.5 
L1/mH 1.2 ki 0.01 
L2/mH 1.2 k 0.95 
C1/µF 8000 Hu 0.137 
C2/µF 8000 Hi 0.1 
Lf/mH 5 k1 0.001 
Cf/µF 3.3 k2 0.02 
rd/Ω 3 fs/kHz 12.8 
rline1/mΩ 100 fo/Hz 500 
rline2/mΩ 120 fr/kHz 1.24 
The single group of single-phase AC loads is injected into 
DC MG, and its active power is approximately equal to 200W. 
The simulation results of the output voltage udcj, output current 
ij, circulating current ic1j, output power Pj and inductance 
current iLj under different control methods with single group 
AC loads are shown in Fig. 17. From Fig. 17(a), during time 
Fig. 17.  Simulation results of the output voltage udcj, output current ij, circulating current ic1j, output power Pj and inductance current iLj under different control 
methods with single group AC loads. (a)  the control method A and B. (b)  the control method B and C. (c)  the control method C and D. 
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0-20 ms, the control method A is used to simulate for each ESC. 
During time 20-40 ms, the control method B is used to simulate 
for each ESC. Initially, up to 20 ms, the output voltage of the 
2nd ESC is decreased by 1% of its nominal value 41V. At time 
30 ms, the deviation between the output voltage and the rated 
voltage for each ESC is 5% within the acceptable range, but the 
output voltages of parallel ESCs may have a certain deviation. 
Compared to the control method A, the control method B 
reduces the output voltage deviation of parallel ESCs and 
suppresses the circulating current.  
From Fig. 17(b), during time 0-20 ms, the control method B 
is used to simulate for each ESC. During time 20-40 ms, the 
control method C is used to simulate for each ESC. Initially, up 
to 20 ms, the deviation between the output voltage and the rated 
voltage for each ESC is 5% within the acceptable range, but the 
output voltages of parallel ESCs may have a certain deviation. 
At time 30 ms, the output voltage of the 2nd ESC is equal to the 
output voltage of the 1st ESC. Compared to the control method 
B, the control method C makes the output voltages of parallel 
ESCs equivalent, eliminates the circulating current and 
improves the output current sharing between parallel ESCs. 
From Fig. 17(c), during time 0-20 ms, the control method C 
is used to simulate for each ESC. During time 20-40 ms, the 
control method D is used to simulate for each ESC. Initially, up 
to 20 ms, the peak-to-peak of the SRC is 1 A. At time 25 ms, the 
peak-to-peak of the SRC is 0.4 A. Compared to the control 
method C, the control method D not only makes the output 
voltages of parallel ESCs equivalent, eliminates the circulating 
current and improves the output current sharing between 
parallel ESCs, but also effectively reduces the SRC. 
Fig. 18.  Simulation results of the output voltage udcj, output current ij, 
circulating current ic1j, output power Pj and inductance current iLj under the 
different control method A and D with the number of AC loads. (a)  single 
group AC loads with Po1=200W. (b)  two groups of AC loads with Po1= Po2 = 
200W. 
With the number of single-phase AC loads increasing, the 
comparative simulation results of the output voltage udcj, output 
current ij, circulating current ic1j, output power Pj and 
inductance current iLj under the control method A and D are 
shown in Fig. 18. In Fig 18(a), single group AC loads is 
injected into DC MG, and its active power is approximately 
equal to 200W. The control method A is used to simulate for 
each ESC during time 0-10 ms, and the control method D is 
used to simulate for each ESC during time 10-60 ms. Initially, 
up to 10 ms, the output voltage of the 2nd ESC is decreased by 1% 
of its nominal value 41V, and the peak-to-peak of the SRC is 1 
A. At time 40 ms, the output voltage of the 2nd ESC is equal to 
the output voltage of the 1st ESC and the peak-to-peak of the 
SRC is 0.4 A. Compared to the control method A, the control 
method D not only makes the output voltages of parallel ESCs 
equivalent, eliminates the circulating current and improves the 
output current sharing between parallel ESCs, but also 
effectively reduces the SRC. 
In Fig 18(b), two groups of single-phase AC loads are 
injected into DC MG, where active power of each group AC 
loads is approximately equal to 200W. The procedure is the 
same as the one described above. Compared to the control 
method A, except the peak-to-peak of the SRC increasing 
continuously with increase in the number of single-phase AC 
loads, other conditions are equal to Fig. 18(a). Therefore, when 
the number of single-phase AC loads increases, the proposed 
control method is still applicable. 
In order to verify the simulation results, the experimental 
platform of parallel ESCs in the low-voltage DC MG is built in 
Fig. 19, which is mainly composed of the batteries, ESCs, 
DC/AC inverters, LC filters and loads. The proposed control 
method is implemented by using TMS320F2812. Detailed 
system parameters are shown in Tab. III. 
Fig. 19.  Experimental platform of parallel ESCs. 
The comparative experiments under different control 
methods including cases I, II, III and IV are shown in Fig. 20 
and 21. Fig. 20 shows the experimental results of the ripple of 
DC bus voltage Δudc, ripple of the inductance current ΔiL1 and 
output current of the inverter io. Seen from Fig. 20(a) and 20(b), 
the peak-to-peak of the SRC is 1 A in the case I and II, and the 
proportion is about 20.5%. But from Fig. 20(c) and 20(d), the 
peak-to-peak of the SRC is 0.3A in the case III and IV, which 
accounts for 6.15%. Therefore, the SRC in the inductance 
current is smaller in the case III and IV, which effectively 
reduce the SRC.  
Fig. 21 shows the experimental results of the ripple of DC 
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bus voltage Δudc, inductance current iL1 and output current of 
the inverter io when the loads suddenly increase from 33% to 
100% or suddenly decrease from 100% to 33%. Seen from Fig. 
21(a) and 21(c), the regulation time is 20 ms at the loads 
increased suddenly and the regulation time becomes 10 ms at 
the loads decreased abruptly in the case I and III. But from Fig. 
21(b) and 21(d), the regulation time is 10 ms at the loads 
increasing suddenly, and the regulation time becomes 5 ms at 
the loads decreasing abruptly in the case II and IV, which 
improve the dynamic performance of the system at the load 
mutation. Therefore, the case IV not only effectively reduces 
the SRC, but also improves the dynamic performance of the 
system at the load mutation. 
The single group of single-phase AC loads is injected into 
DC MG, and its active power is approximately equal to 200W. 
The experimental results of the output voltage udcj and 
circulating current ic1j under different control methods with 
single group AC loads are shown in Fig. 22. From Fig. 22(a), 
during time 0-20 ms, the control method A is used to simulate 
for each ESC. During time 20-40 ms, the control method B is 
used to simulate for each ESC. Initially, up to 20 ms, the output 
voltage of the 2nd ESC is decreased by 1% of its nominal value 
41V and the amplitude of the circulating current is about 1.2 A. 
At time 30 ms, the deviation between the output voltage and the 
rated voltage for each ESC is 5% within the acceptable range, 
but the output voltages of parallel ESCs may have a certain 
deviation. And the amplitude of the circulating current is about 
0.7 A. Compared to the control method A, the control method B 
reduces the output voltage deviation of parallel ESCs and 
suppresses the circulating current.  
From Fig. 22(b), during time 0-20 ms, the control method B 
is used to simulate for each ESC. During time 20-40 ms, the 
control method C is used to simulate for each ESC. Initially, up 
to 20 ms, the deviation between the output voltage and the rated 
voltage for each ESC is 5% within the acceptable range, but the 
output voltages of parallel ESCs may have a certain deviation. 
And the amplitude of the circulating current is about 0.7 A. At 
time 30 ms, the output voltage of the 2nd ESC is equal to the 
output voltage of the 1st ESC and the amplitude of the 
circulating current is about 0.1 A. Compared to the control 
method B, the control method C makes the output voltages of 
parallel ESCs equivalent, eliminates the circulating current and 
improves the output current sharing between parallel ESCs. 
From Fig. 22(c), during time 0-20 ms, the control method C 
is used to simulate for each ESC. During time 20-40 ms, the 
control method D is used to simulate for each ESC. The control 
Fig. 20.  Experimental results of the ripple of DC bus voltage Δudc, ripple of the inductance current ΔiL1 and output current of the inverter io under different methods. 
(a)  Case I. (b)  Case II. (c)  Case III. (d)  Case IV. 
Fig. 21.  Experimental results of the ripple of DC bus voltage Δudc, inductance current iL1 and output current of the inverter io with the loads suddenly changing 
under different methods. (a)  Case I. (b)  Case II. (c)  Case III. (d)  Case IV. 
Fig. 22.  Experimental results of the output voltage udcj and circulating current ic1j under different control methods with single group AC loads. (a)  the control 
method A and B. (b)  the control method B and C. (c)  the control method C and D. 
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method D has the advantages of the control method C. From 
Fig. 20 and Fig. 21, the SRC suppression method by two BPFs 
not only effectively reduces the SRC, but also improves the 
dynamic performance of the system at the load mutation. So, 
the control method D not only makes the output voltages of 
parallel ESCs equivalent, eliminates the circulating current and 
improves the output current sharing between parallel ESCs, but 
also effectively reduces the SRC. 
With the number of single-phase AC loads increasing, the 
comparative experimental results of the output voltage udcj and 
circulating current ic1j under the control method A and D are 
shown in Fig. 23. In Fig. 23(a), single group AC loads is 
injected into DC MG, and its active power is approximately 
equal to 200W. In Fig 23(b), two groups of single-phase AC 
loads are injected into DC MG, where active power of each 
group AC loads is approximately equal to 200W. The control 
method A is used to simulate for each ESC during time 0-10 ms, 
and the control method D is used to simulate for each ESC 
during time 10-60 ms. Obviously, with the number of the same 
AC loads increasing, initially, up to 10 ms, the output voltage of 
the 2nd ESC is decreased by 1% of its nominal value 41V and 
the amplitude of the circulating current is about 1.2 A in Fig. 
23(a) and 2.2 A in Fig. 23(b). At time 40 ms, the output voltage 
of the 2nd ESC is equal to the output voltage of the 1st ESC in 
Fig. 23(a) and Fig. 23(b). Therefore, when the number of 
single-phase AC loads increases, the proposed control method 
is still applicable. 
Fig. 23.  Experimental results of the output voltage udcj and circulating current 
ic1j under the control method A and D with the different number of AC loads. (a)  
single group AC loads. (b)  two groups of AC loads. 
VI. CONCLUSION
In DC MG, when single-phase inverters with AC loads are 
injected to DC MG, instantaneous output power of single-phase 
inverters ripples at double output voltage frequency, which 
leads to generate the SRC. Meanwhile, the circulating current 
issue will arise if there is a mismatch in the output voltage 
deviation of parallel ESCs. In this paper, the SRC suppression 
by two BPFs and current sharing method is proposed, and 
conclusion is summarized as follow: The SRC suppression 
method by two BPFs for the ESC not only effectively reduces 
the SRC, but also improves the dynamic performance of the 
system at the load mutation. Thus the lifespan of the power 
converters are improved, and the current stress and conduction 
loss of the power switches are decreased. An adaptive droop 
control method by introducing the fine tuning virtual 
resistances is adopted to reduce the output voltage deviation of 
parallel ESCs and effectively suppress the circulating current. 
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